SEUIR Repository

An approach for automatic design of application specific instruction set processors (ASIP)

Show simple item record

dc.contributor.author Mansoor, C.M.M.
dc.date.accessioned 2017-01-29T10:56:59Z
dc.date.available 2017-01-29T10:56:59Z
dc.date.issued 2017-01-17
dc.identifier.citation 5th South Eastern University Arts Research Session 2016 on "Research and Development for a Global Knowledge Society". 17 January 2017. South Eastern University of Sri Lanka, Oluvil, Sri Lanka. en_US
dc.identifier.isbn 978-955-627-100-3
dc.identifier.uri http://ir.lib.seu.ac.lk/handle/123456789/2199
dc.description.abstract Today‟s hectic world is primarily dominated by electronics. The use of large and hard electronic devices is rapidly being replaced with simple, light and easy-to-carry ones. The past was primarily filled with the notion of performing varied tasks under one roof and the gadgets were built to serve that purpose through the introduction of General Purpose Processors (GPPs) into them. On the contrary, the present tendency is towards devices that are able to perform specific tasks. In the line of this modern concept, the world of embedded system is chiefly dominated by Application Specific Instruction set Processors (ASIPs) because they are geared to perform specific tasks without placing heavy burdens in many respects on the part of the users. Application Specific Instruction set Processors (ASIP), also known as customized processorsare processors designed for particular applications or, for a set of applications.They can be optimized for speed, chip area, and power consumption taking advantage of the flexibility of a synthesized semi-custom implementation. The development of application-specific instruction- set processors is currently the exclusive domain of the semiconductor houses and core vendors. This is due to the fact that building such an architecture is a difficult task that requires expertise in different domains. The main aim of this paper is to propose an approach that will automatically design an ASIP based on the application requirement, which is given as the input to the system. We propose to achieve the same by analyzing different types of RISCMIPS assembly instructions to map the corresponding target VHDL processor to customize maximize the memory access and components of the central processing unit and count the occurrences for the 32-bit RISC CPU based on MIPS. In this work, we also analyze MIPS instruction format, instruction data path, RISC CPU instruction set. en_US
dc.language.iso en_US en_US
dc.publisher Faculty of Arts & Culture, South Eastern University of Sri Lanka en_US
dc.subject Application specific instruction set processor (ASIP) en_US
dc.subject Custom processor en_US
dc.subject Embedded system en_US
dc.subject MIPS en_US
dc.title An approach for automatic design of application specific instruction set processors (ASIP) en_US
dc.type Article en_US


Files in this item

This item appears in the following Collection(s)

  • SEUARS 2016 [90]
    South Eastern University Arts Research Session - 2016

Show simple item record

Search SEUIR


Advanced Search

Browse

My Account